The modular multilevel converter (MMC) has a promising prospect in high voltage direct current (HVDC) transmission, while the application of MMC is limited by lacking of dc fault interruption capability. Hence, an enhanced MMC topology with the flexible interruption capability of dc fault is proposed to handle this problem on the basis of the exiting dc fault blocking technology. The enhanced flexible interruption MMC (EFI-MMC) makes two improvements in topology compared with the traditional MMC, which adapts quasi-half bridge sub-module (QHBSM) and adds the bridge arm power consumption circuit. The QHBSM can interdict the infeed current from the ac system when dc-side fault occurs by combined with reverse voltage control strategy. Meanwhile, the residual energy of arm reactor and dc smoothing reactor can be absorbed by the arm power consumption circuit to suppress the voltage stress of reactors, which can reduce the technical requirements of arrester. Finally, a ±200kv EFI-MMC simulation system is built to verify the validity of the proposed topology.
I. INTRODUCTION
Comparing to the line commutation converter high voltage direct current transmission system (LCC-HVDC) and two-levels voltage source converter (VSC), the MMC has the distinct advantages of no commutation failure, high expansibility, excellent harmonics characteristics, and strong ability to absorb distributed power [1] - [5] . It has been widely applicated in ac power grid interconnection, and power long distance transmission, which is the significant support for the construction of smart grid in the future [5] - [7] .
However, when the half bridge sub-module MMC (HBSM-MMC) encounters dc-side fault, the dc fault current rises sharply for the low damping characteristic of dc system [8] - [10] . In addition, even after blocking the HBSM-MMC, due to the existence of anti-parallel diode, the ac system will continue to feed current to the dc fault, and the converter station will work in the three-phase uncontrollable rectification state [11] - [13] . Therefore, it is necessary to The associate editor coordinating the review of this manuscript and approving it for publication was Yijie Wang . develop a reliable dc fault current blocking technology to promote the application of MMC.
As previously mentioned, the key point of dc fault current removal is to prevent the feeding current from ac source and absorb the dc fault energy. There are two ways to interrupt the feeding current of ac source at present: 1) the forcibly interruption scheme: isolating the hardware circuit connection between ac system and dc-side which does not take the voltage of devices into consideration; 2) the flexible interruption scheme: transferring the ac infeed current to the another branch or block the ac voltage by inserting a reverse voltage and then cleaning dc fault current with a low voltage stress.
The typical forcibly interruption scheme is adapting the circuit breaker to isolate fault, which contains dc circuit breaker (DCCB) and ac circuit breaker (ACCB). Although the manufacturing technology of ACCB is advanced now, the rapid spread of dc fault current and the slow operation speed of ACCB limit its application in HVDC transmission system [14] .
There is no doubt that DCCB is a promising solution scheme to interdict dc fault current, which is divided into three types: the mechanical DCCB, the solid state DCCB, and the hybrid DCCB [15] , [16] . However, it is difficult for the existing DCCB to meet the requirements of high blocking capacity and fast operation at the same time. For instance, the mechanical DCCB has an excellent blocking capacity while is limited by the slow operation speed [17] . On the contrary, low current blocking capability and high operation loss are the biggest limiting factors for the application of solid state DCCB [18] , [19] . The development direction of DCCB is the hybrid dc circuit breaker in the future which combines the advantages of the solid state DCCB and mechanical DCCB [20] .
The double thyristor switch scheme (DTSS) is the basic flexible interruption method, which can make the ac system work in the three-phase short-circuit state to inhibit the ac feeding current flow to the dc fault [21] . Besides, the [22] propose a shunt device connected to the ac side on the basis of DTSS, which can reduce the number of thyristors. However, the ac system will suffer a brunt for these two methods which has an adverse effect on the power system stability, and the attenuation speed of dc fault current is slow for the low fault circuit impedance.
Exploiting the sub-module with the dc fault self-blocking capability (FSBSM) has been a rising trend which can absorb the energy of dc fault and interdict the ac infeed current by the capacitor of sub-module. Full-bridge submodule (FBSM) is a typical configuration which has excellent dc fault current self-blocking capability, while its application is highly restricted by the quantities of power electronic devices and the high operation loss [23] [24] . Compared with the FBSM, clamp double submodule (CDSM) reduces the number of devices required for unit voltage level [25] , while the problem of structural coupling increases the difficulty of sub-module voltage equalization and operation control. Furthermore, there are many FSBSM topologies such as the diode-clamped sub-module (DCSM), series connected double sub-module (SDSM), cross-connected sub-module (CCSM), hybrid sub-module (Hybrid SM) [11] , [26] - [28] ; while these sub-modules cannot combine the advantages of low number of power electronic devices and high dc fault blocking capability.
Adopting FSBSM and HBSM hybrid scheme can greatly reduce the investment cost of additional devices. Besides, aiming at the hybrid arm MMC topology, [29] - [32] proposed the dc fault through control strategy, which make MMC still can operate and support the voltage of ac grid under the dc fault. But the voltage of the whole dc grid will drop to a low level, and when the hybrid MMC encounters the permanent dc fault, this method should combine with the dc circuit breaker to isolate dc fault.
Combining MMC with LCC is a feasible scheme to blocking dc fault current. As illustrated in [33] , the LCC is connected in parallel with the half-bridge MMC. When dc fault occurs, this scheme can transfer the dc fault current from MMC to LCC by tripping the additional fast mechanical switch. However, the dc fault current will continue to rise for a period of time by this method.
To reserve sufficient fault detection and protection action time, a dc smoothing reactor is installed at the outlet of the converter in engineering application, which can delay the peak time of the dc fault current and limit the rising rate of the dc fault current [34] . The forcibly interdicting scheme will make the bridge arm reactor and the dc smoothing reactor withstand a considerable overvoltage for excessive current change rate. However, the exiting flexible blocking schemes need too many power electronics and it will charge the sub-module capacitor during the fault interruption which is not conducive to the restart of converter.
Considering these issues above, an enhanced flexible interdiction modular multilevel converter (EFI-MMC) topology is proposed in this paper, which uses quasi-half bridge submodule (QHBSM), the reverse voltage control strategy and adds the bridge arm power consumption circuit (BAPCC). The structure of this paper is as follows:
Section II describes the composition and the function of the improvement circuit in EFI-MMC. The dc fault current interdiction sequence and the current path have been analyzed in Section III. Section IV and Section V analyze the electric stress of reactor in detail and give the design principle of key parameters based on the electric stress of reactor. The evaluation of the proposed topology and the comparison with the existing topologies have been introduced in the section VI. To verify the validity of EFI-MMC, a ± 200 kv converter station model is established for simulation in section VII, followed by concluding in section VIII. Figure 1 (a) shows the topology of EFI-MMC. Comparing with the HBSM-MMC, the EFI-MMC topology makes two improvements in topology: the first is adapting the QHBSM, and the other is adding the bridge arm power consumption circuit (BAPCC).
II. THE TOPOLOGY OF EFI-MMC

A. THE TOPOLOGY OF QHBSM
Actually, each HBSM is generally anti-parallel to a single thyristor, which is triggered under the dc fault to protect the diode of HBSM [20] . As depicted in the fig 1(c) and 1(d), there are two topologies of QHBSM, which does not change the basic structure of the HBSM. The topology 1 adds an IGBT module to the HBSM, and the topology 2 uses less power electronical devices and have lower pass loss than the topology 1. However, the IGBT has a limited capability to withstand reverse voltage. Hence, the topology 1 is selected as the sub-module of the EFI-MMC for simulation in this paper. If the manufacturing technology of IGBT get advanced in the future, the QHBSM topology 2 can be adopted to reduce the cost and the loss.
When EFI-MMC works normally, the T 3 of QHBSM topology 1 is continuously turned on. However, the bridge arm current flows through T 3 only when the sub-module outputs 0 voltage, which is conducive to reduce the additional operation loss. When dc-side fault occurs, blocking the T 1 , T 2 , and T 3 of the QHBSM, and controlling the state of VT by the reverse voltage control strategy. As showed in the fig 2(a) , if the arm current direction is positive, the arm current will charge the sub-module capacitor and the fault current will be interdicted by the ascending voltage of capacitor. If the arm current direction is negative, which will flow through the VT to protect these IGBT from the damage of prolonged overcurrent as depicted in the fig 2(b) . Fig 3 shows the fundamental topology of BAPCC and the enhanced BAPCC topology. The BAPCC is paralleled with the arm reactors of each phase, which is used to absorb the residual energy of the bridge arm reactor and dc smoothing reactor.
B. THE BRIDGE ARM POWER CONSUMPTION CIRCUIT
The fundamental topology of BAPCC is composed of two power consumption resistors, two switches, and a grounding branch. When dc-side fault occurs, the residual energy of reactors is consumed by the power consumption resistors. However, due to the large dc fault energy, the requirement of energy consumption resistors is high. The enhanced BAPCC topology is proposed to reduce the requirement of consumption resistor, which adds an absorption capacitor to the fundamental topology. Hence the residual energy of dc smoothing reactor is mainly storage in absorption capacitor, which can not only reduce the energy requirement of resistance, but also can speed up the dc fault current blocking by the voltage of absorption capacitor.
The switches T 4 and T 5 are consisted of cascading bidirectional triode thyristors to improve the voltage tolerance and current flow capacity of switch. When the EFI-MMC works normally, the switches T 4 and T 5 are in the off-state, which does not affect the operation of the converter station. The switches of the BAPCC is triggered in the case of dc-side fault to provide a path for the ac infeed current; and an energy release path for the arm reactor and the dc smoothing reactor to avoid the overvoltage of reactor.
C. THE REVERSE VOLTAGE CONTROL STRATEGY
When the dc-side fault occurs, blocking the IGBT of QHBSM, and the state of the thyristor VT is controlled by the reverse voltage control strategy to interdict the ac feeding current and gives a current loop to the dc smoothing reactor.
As shown in fig 4, the reverse voltage control strategy is to collect the converter-side ac voltage signal U A , U B , U C , and then compare its amplitude, next generates a pulse according to the signal S A , S B , S C to control the state of three phase arms. The VT of QHBSM on the upper arm of the minimum voltage phase and the lower arm of the maximum voltage phase will be turned on to provide an energy release path for the dc fault current. Besides, the VT and T 3 of the other arms will be turned off to block the feeding current of ac source.
At this time, the voltage polarity of the ac system is opposite to the conduction direction of the thyristors in the on-state bridge arm, which makes the ac system cannot feed current to the dc side, and the ac feeding current will be forced to transfer to the bridge arm power consumption circuit. Besides, the residual energy of the dc smoothing reactor can be released through the on-state bridge arm and the BAPCC. 
III. THE FAULT INTERRUPTION SEQUENCE OF THE PROPOSED EFI-MMC
DC fault interruption sequence of the proposed EFI-MMC is comprehensive explained by combining with the current waveform depicted in Fig 5 .
The fault interruption sequence of the EFI-MMC is as follows: a) T 0 : The dc-side fault occurs in the EFI-MMC. b) T 1 : The dc fault has been identified at t 1 , blocking the T 1 , T 2 of QHBSM; triggering the T 4 and T 5 of BAPCC, and controlling the state of VT with the reverse voltage control strategy. c) T 2 : Blocking the T 3 of sub-modular to interrupt the ac infeed current, and the dc fault current began to drop. d) T 3 : When the dc fault current drops to zero, blocking all the VT to isolate the dc fault from the converter, and removing all the trigger signal of the arm power absorption circuit. e) T 4 : The ac current flow through zero at t 4 , the T 4 and T 5 of BAPCC will be turned off automatically. Hence, the whole fault interruption process is finished.
The interval t 0 -t 1 is determined by the fault detection and discrimination time. In this process, the dc fault current rise rapidly for the discharging of sub-module capacitor. The delay between t 1 with t 2 is to ensure the fully triggered of the switch T 4 and T 5 in the BAPCC. Although the state of thyristor VT has been controlled by the reverse control strategy, the dc fault current will not decrease for the ac infeed current still can flow through the T 3 to the dc-side.
When the T 3 of QHBSM are closed, the dc fault current begins to decline for the ac feeding current has been blocked. Therefore, the residual energy of dc smoothing reactor is gradually transferred to the absorption capacitor and released to the power consumption resistors. The interval between the t 2 with t 3 is equal to the energy release time of dc smoothing reactor.
The dc system is isolated from the EFI-MMC by blocking the VT until the residual power of dc smoothing reactor has been depleted at t 3 . At the same time, the triggering signal of the T 4 , and T 5 is removed to wait for the BAPCC current cross zero. The whole fault interruption process has been finished until the T 4 , T 5 of BAPCC are closed at t 4 . 
IV. ELECTRICAL STRESS ANALYSIS
Assuming that the phase A voltage is lowest and the phase C voltage is highest at time t 2 , the current path is showed as the fig 6. u a , u b , u c is the three-phase ac source, L s is the equivalent reactance of the ac system, L is the bridge arm reactor, C is the absorption capacitor, and R is the power consumption resistors of BAPCC,I dc Is the dc fault current.
In the t 2 -t 3 interval, the equivalent circuit of the on-state arm is N thyristors in series. While the polarity of ac voltage is opposite to the direction of device conduction for the reverse voltage control strategy, so the ac feeding current cannot flow into the dc fault point, whose path is depicted as the green current path in the fig 6. Besides, the freewheeling current of dc smoothing reactor, showed as the red current path, flows through the on-state arm and the BAPCC to released its residual energy. In addition, the dc component of arm reactor current flows through the consumption resistor to release its energy.
As illustrated in the fig 6, the three-phase ac equivalent circuit is the same during the interruption of dc fault. Therefore, A phase is taken as an example to analyze the ac current. The equivalent circuit is showed in the fig 7.
Assuming ua = U p * sin ωt, U p is the phase peak voltage. The ac current of phase A, i a can be calculated as follows according the ac equivalent circuit.
And u Na_ac is the ac component of the voltage at Na points. Similarly, we have the ac current of phase B and phase C as follows:
However, U Nb_ac , U Nc_ac Is zero at the initial time of fault interruption for the capacitor voltage should be continuous. The maximum ac current can be deduced from (1)-(3), as follows:
In addition, due to the complexity of the current change process, the maximum current value is taken as the design basis for parameter design without considering the real-time current change process.
A. ARM REACTOR ELECTRICAL STRESS
When the EFI-MMC works in the state of dc fault interruption, the current of the arm reactor can be decomposed into dc freewheeling current from the residual power of reactors and the ac component which comes from the ac source. Due to the different states of bridge arms in different phases, the arm reactors current are different.
1) THE PHASE WHOSE UPPER AND LOWER ARM ARE OFF-STATE
As shown in Fig 6, the upper and lower bridge arms of phase B are not conducted. Therefore, the BAPCC of phase B does not participate in the dc fault current cleaning process, and the dc component of arm reactor current is the first order zero input response current in this case.
where I B_dc is the dc component of the phase B arm reactor current, I B (0) is the instantaneous current value of the phase B arm reactor at t 2 , τ =L/R, which reflects attenuation speed of the current dc component of the arm reactor.
From (3), (5) and the current path in fig 6 , the arm reactor current of phase B can be deduced: So, we have the maximum voltage of arm reactor,
where U LB_max is the instantaneous maximum voltage of the phase B.
2) THE PHASE WHOSE ARM IS ON-STATE
Under the action of reverse voltage control strategy, the current of the dc smoothing reactor flows through the lower arm of the maximum voltage phase and the upper arm of minimum voltage phase and the BAPCC to release the residual energy. At the same time, the bridge arm reactor also dissipates energy through the consumption resistor. Therefore, there is a coupling part between the freewheeling circuit of the dc smoothing reactor and the freewheeling circuit of the arm reactor.
As depicted in Fig 8, The working process of the phase C arm reactor is similar with that of phase A, so the dc component current of the bridge arm reactor is analyzed by taking phase A as an example. The equivalent circuit of the bridge arm reactor is the first order full response circuit, whose initial state is I A (0) and the input is I dc as showed in the figure 8(b) .
According to the principle of superposition, the arm current of phase A can be divided into two parts: the dc component and the ac component which has been calculated from the (1). The dc component of the current of phase A bridge arm reactor can be obtained from the fig 8(b) .
We have L R dI A_dc dt + I A_dc = 0.5I dc (9) The dc component of the phase A arm reactor can be deduced
Similarly, we have the dc component of the arm reactor current of phase C
where I A_dc is the dc component of the phase A bridge arm reactor current, I C_dc is the dc component of the phase C bridge arm reactor current. I C (0) is the instantaneous current value of C phase arm reactor at time t 2 . So, the arm reactor current of the phase whose arm is onstate can be derived from the (1), (3), (9), (10) .
According to (1) and (12), the dc component voltage U LA_dc and the ac component voltage of the phase A can be deduced.

So, the maximum voltage of the bridge arm reactor phase A is assessed as follows:
where U LA_ max is the maximum voltage of the arm reactor of the arm on-state phase A. U L d is the voltage of dc smoothing reactor.
B. DC SMOOTHING REACTOR ELECTRICAL STRESS
In the practical, a dc smoothing reactor is generally installed at the outlet of the converter to limit the rise rate of dc short-circuit fault current and delay the occurrence time of the peak of dc fault current. However, when the dc fault current is interdicted, the considerable current change rate leads to the extremely high overvoltage of the dc smoothing reactor, which will seriously endanger the equipment in converter. Therefore, to guarantee the safety of the power electrical device, it is necessary to analyze the voltage stress of the dc smoothing reactor during the interruption of dc fault current.
Combining the reverse voltage control strategy with switch device of the on-state arm to interdict the ac feeding current, but the current of dc smoothing reactor can continue flow through the on-state arm to consume the residual energy. Therefore, the voltage U Ld Of the dc smoothing reactor is equal to the difference between Oa and Oc.
From (1), (8), (12), (13) and Fig 8, we have
The voltage of Na and Nc can be divided into the ac component and the dc component, which come from the ac feeding current and the dc fault current I dc . The voltage can be deduced from and (1) and fig 7:
Therefore, the voltage of the dc smoothing reactor can be deduced
Since the voltage of capacitor cannot change instantaneously, therefore the absorption capacitor voltage is zero at the initial time of fault interruption, and the maximum voltage of the dc smoothing reactor can be deduced from (17)
where, U L d _ max is the maximum possible voltage stress of the dc smoothing reactor, and I dc (0) is the initial current value of the dc smoothing reactor in the dc fault interdiction stage.
V. THE PARAMETER DESIGN PRINCIPLES
To ensure the voltage level of the dc smoothing reactor and the arm reactor is within the allowable range, the parameters of the BAPCC need to be design carefully. In this section, the design principles of key parameters are given based on the analysis of electrical stress.
A. THE DESIGN PRINCIPLE OF CONSUMPTION RESISTOR
According to the previously (18) mentioned in section IV, the maximum voltage of arm reactor and the dc smoothing reactor only depends on the value of power consumption resistor.
In order to ensure the safety of the dc smoothing reactor and the arm reactor in the fault clearance stage and satisfy the requirement of the fault interruption time, the parameter principle of the power consumption resistor should be determined according to the following principles: First is the maximum voltage of the dc smoothing reactor; Second, the maximum voltage of arm reactor should be within the safe operation range; The third is the blocking speed of dc fault current.
The voltage stress of dc smooth reactor increases with the speed of dc fault current blocking. Therefore, when designing the value of power consumption resistor, the first step is to determine the maximum voltage level that the dc smoothing reactor can withstand, and the maximum resistance R Ld_max of the arm power consumption resistor can be derived by substituting the maximum voltage into the equation (18) .
The allowable maximum voltage of the arm reactor should be determined according to the actual requirements, then substituting it into equation (7) and (14) to calculate the resistance R L1_max , R L2_max that satisfy the voltage level of the arm reactor.
The minimum value R min of the arm power consumption resistor is required for increasing the rapid decrease of dc fault current, which can be obtained from the equation (18) by substituting the minimum voltage level of the dc smoothing reactor.
Therefore, the range of the arm power consuming resistance can be obtained.
According to the system parameters in table 3, and the initial blocking dc fault current is 6 times the rated dc current, and the initial value of the bridge arm current is 2 times the rated dc current. The relationship between the maximum voltage of the bridge arm reactor and the dc current limiting reactor and the resistance value of the bridge arm energy absorption resistance can be obtained, shown in fig. 9 .
The maximum voltage of dc smoothing reactor significantly increases with the value rise of the arm power consuming resistor depicted in fig 9. However, the maximum voltage stress of the arm reactor shows a gentle rising trend with the changes of the resistance. If the maximum allowable voltage peak of dc smoothing reactor is set to 400kv, the minimum voltage is set to 200kv, and the maximum voltage resistance of bridge arm reactor is 200kv, the range of arm power consuming resistor which can be obtained from the Fig 9 for the system parameter in table 3 is from 15 ∼ 33 .
B. THE DESIGN PRINCIPLE OF ABSORPTION CAPACITOR
The value of power consumption resistors determines the peak voltage of the dc smoothing reactor. But the attenuation speed of dc fault current is affected by the absorption capacitor, which can storage the residual power of the dc smoothing reactor, and provides a reverse voltage for the dc smoothing reactor to accelerate the attenuation of dc fault current. As show in the (17) , with the decrease of the dc fault current and the power of arm reactor, the reverse voltage of dc smoothing reactor also decreases, which will reduce the dc fault current suppression speed. Therefore, the absorption capacitor is selected to provide a reverse voltage for accelerating the attenuation of the dc fault current.
When the absorption capacitor parameter is designed, the minimum voltage U C_min and maximum voltage U C_max of the absorption capacitor should be determined firstly due to the voltage of absorption capacitor have an effect on the voltage tolerance requirement of the switches of BAPCC. The ac source does not weaken the reverse supporting effect of the absorption capacitor under the action of reverse voltage control strategy. Therefore, to simplify the analysis, assuming the residual power of dc smoothing reactor is all storage in the absorption capacitor, so we have the follow equation.
The dc component voltage of absorption capacitor can be deduced
We can deduce the maximum ac voltage of absorption capacitor from the (4)
Therefore, the range of the absorption capacitance can be obtained from (21), (22) .
The consumption resistor is set to the 25 ohms as mentioned in the fig 9. U C_min is set to 100kv, and the U C_max Is set to 200kv. Therefore, the value range of absorption capacitor is from 280µF to 800µF according to the (23) and the parameters in table 1.
C. THE DESIGN PRINCIPLE OF BAPCC SWITCH
When the converter works normally, the T 4 , T 5 of BAPCC is on off-state, which does not affect the operation of converter, and the switches of the BAPCC withstands the peak phase voltage at this time. Besides, when the dc-side fault occurs, the T 4 , T 5 of the BAPCC is triggered to participate in the process of dc fault current interruption, and depletes the residual energy of the arm reactor. Therefore, the T 4 , T 5 should have strong capability with high voltage tolerance and current tolerance. Considering that the thyristor has a strong voltage tolerance and current-flow capacity, the arm power consumption circuit switch is composed of bi-directional triode thyristor cascade. After the dc fault interruption, the voltage of T 4 and T 5 is the difference between the phase voltage of the ac system and the voltage of the absorption capacitor, the number of bidirectional triode thyristor and its rated voltage can be deduced.
where, N T the serial number of bi-directional thyristors and U TN is the rated voltage of a bi-direction thyristor.
In the fault clearance stage, both the fault current on the dc side and the current of the bridge arm reactor flow through the bridge arm power consumption circuit switch, and the current of the ac system flows through the switch to the grounding, so the rated current of the thyristor is as follows:
where I T N Is the rated current of bi-direction triode thyristor.
VI. EVALUATION AND COMPARISON
Cost and efficiency are important factors to be considered in the construction of modular multi-level converter station. Therefore, this section analyzes the additional cost and operation loss of the proposed topology and compares it with the exiting fault blocking sub-modules.
A. THE COST OF ADDITIONAL DEVICES
From the Fig 1, it can be found that the additional cost mainly comes from two parts which are the additional IGBT and diode in QHBSM and the thyristors of BAPCC circuit. While the cost of power electronics is closely related to its rated voltage. The single arm after the dc fault was clearing is withstand the peak value of the ac phase voltage, which is smaller than the half of the dc voltage, so the voltage of single T 3 and D 3 is smaller than the half of the submodule voltage. The T 4 and T 5 of BAPCC needs to require a large number of thyristors to cascade to withstand ac peak voltage. Therefore, the primary cost of the BAPCC is the additional thyristors. When the converter operates normally, the withstand voltage of T 4 and T 5 is the peak value of ac phase voltage; and when the dc fault has been blocked, the peak voltage of T 4 and T 5 is the sum of ac voltage and the voltage of the absorption capacitor. According to the above-mentioned parameter design principles of absorption capacitor, the rated voltage of the single thyristor of T 4 and T 5 is set to U C , which is the capacitor voltage of submodule.
In order to compare the cost of EFI-MMC with that of FBSM, CDSM, SBSM, etc. [35] [36] , this section analyzes the number of power electronic devices required to construct a 2N+1 level converter station with different sub-modules. The numbers of IGBT and the diode is showed in the table 1. Besides, the withstand voltage of these power electronics has been listed.
According to the IGBT price information from the manufacturer company, the cost of the device increases nonlinearly with the increase of the voltage rating. For instance, the cost of the IGBT withstand U C is one-third of the cost of the IGBT withstand the 2U C . Therefore, the CDSM-MMC and DCSM-MMC have the lowest additional investment cost than the other fault self-blocking submodules, and FBSM has the highest cost in terms of the number of devices used from the table 1. The numbers of IGBT in QHBSM is same as the DCSM, and the amount of the diodes is less than DCSM. However, 12N thyristors withstanding U C voltage need to be added to the BAPCC in EFI-MMC. Therefore, the additional cost of EFI-MMC is slightly higher than DCSM, better than other fault self-blocking sub-module for low cost of thyristors.
B. THE ADDITIONAL POWER LOSS COMPARISON
The MMC which adapts the fault self-blocking sub-module will cause additional operation loss for the additional power electronics. When the MMC operates normally, under the control of the nearest level modulation strategy, the switching loss of the existing submodule is very close, which is not considered in this section [37] .
Since the BAPCC will not work during the MMC operate normally, it will not increase the operation loss of EFI-MMC. The additional power loss is mainly from the conduction loss of the T 3 . In order to compare the conduction losses of different submodule topologies, the table 2 lists the number of power electronics through which the current flows when the submodule outputs different voltages. On account of HBSM, FBSM, SBSM, QHBSM cannot output the voltage of +2U C , two sub-modules which cannot output +2U C are connected in series for power loss analysis.
As shown in the table 2, when the sub-module output the voltage of +2U C , the power loss of the QHBSM is same as the HBSM, which is the lowest in these topologies. When the sub-module output the voltage of +U C , the QHBSM adds one power electronic than HBSM, which is consistent with the CDSM. When the submodule operates in the state of excision, the number of power electronics of QHBSM is twice than the HBSM. However, the total number power electronics of QHBSM which will cause power loss is same as the SDSM and CDSM.
According to [38] - [40] , the conduction loss of devices with different voltage level is also quite different. The on-state loss of devices withstanding the rated voltage of U C is approximately 75 percent of that of the devices withstanding the rated voltage of 2U C . Therefore, the conduction power loss of QHBSM is less than the power loss of CDSM, while they have the same total number of power devices in outputting different voltage. Due to the considerable number of submodules required by the high voltage level MMC, the operating loss of the EFI-MMC is greatly reduced compared with the CDSM and the other fault self-blocking submodule.
VII. THE SIMULATION RESULTS
To verify the validity of the enhanced flexible interruption modular multilevel converter topology, a 21-level singleterminal simulation model is developed as shown in Fig 1 bas ing on the MATLAB/SIMULINK, and the converter station works is in constant dc voltage control mode. The nearest level approximation modulation (NLM) method is adopted for control and bubble sorting algorithm is used to equalize the capacitor voltage of submodules. The absorption capacitor of BAPCC is set to 500µF. According to the design principle of main circuit parameters of MMC, the other main parameters of the simulation system are listed in the table 3. 
A. SIMULATION RESULTS OF EFI-MMC
A pole-to-pole dc fault is set at T 0 = 0.5s, which is far away from the converter station 0km. After 3ms later, the dc fault has been detected by the EFI-MMC, blocking the T 1 , T 2 of QHBSM, triggering the T 4 , T 5 , and controlling the state of the thyristor VT with the reverse voltage control strategy at the T 1 = 0.503s. After a delay of 500 µs to ensure the reliable triggering of the T 4 and T 5 of BAPCC, the dc fault current is forced to flow through the thyristor VT by blocking the T 3 at the T 3 = 0.5035s.
As showed in the Fig 10(b) , in the fault detection stage from t 0 to t 1 , the dc fault current rises to nearly 6ka within 3ms for the discharging of sub-module capacitors. The reverse voltage control strategy began to work, and T 4 , T 5 of BAPCC have been triggered at t 1 . However, the ac system still feed current to the dc fault through the T 3 , so the dc fault current still does not decrease and the current of BAPCC is very small in the t 1 -t 2 .
The dc fault current is forced to transfer to the thyristor VT by blocking the T 3 at t 2 . Under the action of reverse voltage control strategy and BAPCC, the dc fault current is suppressed to zero within 9ms as the figure 10b depicted. In addition, when the dc fault current drops to zero, removing the triggering signal of T 4 , T 5 to isolate the ac system from the converter station. The Fig 9c shows that the switches current of BAPCC cross to zero at t 4 , so the T 4 and T 5 are turned off to interdict the ac system. The whole dc interruption process is completed within 20ms and the dc fault current is restrained to zero within 9ms, which protect these power electronic devices on the bridge arm from the danger of overcurrent.
The Fig 11 demonstrates that the voltage of the dc smoothing reactor, the bridge arm reactor, and the submodule capacitor during the dc fault current interruption. As showed in the Fig 11a, the forward peak voltage of dc smoothing reactor is approximately 320kv which comes from the rise rate of dc fault current at the interval t 0 -t 1 . The negative peak voltage occurs at the beginning of the dc fault current removal process which is about 325kv which is in the limitation of 400kv and match the theoretical value in the Fig 9. At the same time, the peak voltage of arm reactor is 150kv from the Fig 11b, which conforms to the 200kv peak voltage value in the parameter design principle. As shown in the Fig 11(c) , the voltage fluctuation of sub-module capacitor is within 5 percent in steady-state operation. In addition, the sub-module capacitor voltage keep constant after blocking the T 1 , T 2 of sub-modules at t 1 , which is conducive to the converter station restart after dc-side fault cleaned.
As shown in Fig 12, the interval t 2 -t 3 has been divided into three stages to explain the dc fault clearance process. Stage 1: the state of arm complies with the reverse voltage control strategy, the dc fault current flows through the phase B upper arm and phase A lower arm. Stage 2: the upper arm of phase C has been triggered, while the upper arm of phase B is still on-state for the thyristor current does not cross zero. Hence, the upper arm of phase C and phase B are on-state to shunt dc fault current together in stage 2. However, since the voltage of phase B is higher than that of phase C, the thyristor current of the upper arm on phase C decreases gradually, and the thyristor on phase C upper arm is turn-off automatically when the current crosses zero. In stage 3, although the state of the bridge arm does not meet the reverse voltage control strategy, the dc fault current continues to drop to zero for the reverse voltage from the absorption capacitor. It can be found that the dc fault blocking time of the CDSM in the longest in the three topologies, which needs 10ms to isolate dc fault. The CDSM has limited blocking capability due to only one capacitor is input during fault blocking. The SBSM has the fastest blocking speed from the Fig 13(a) . But during the dc fault interruption, the peak voltage of dc smoothing reactor of the SBSM has reached approximately 500kv, which may be damage the equipment of converter station. The EFI-MMC only needs 6ms to block the dc fault current after sub-modules blocking, and the reactor voltage is stable during the fault blocking process. It combines the advantages of the CDSM and the SBSM, which not only guarantees the rapidity of fault clearing, but also ensures the security of fault clearing stage.
C. SIMULATION RESULTS OF PARAMETER EFFECT
To research the influence of BAPCC parameters on the interdiction effect of dc fault current, the absorption capacitance is set to 500µF, and changing the value of consumption resistors from 15 ohm to 35 ohm. Figure 14 shows the trend of the dc fault current and the voltage of the dc current smoothing reactor changing with the power consumption resistance value. It is obvious that the attenuation rate of dc fault current increases with augment of power consumption resistance for the faster power consumption speed of big resistance. However, due to the clamping effect of ac source, the increase of power consumption resistance has a limited effect on accelerating the dc fault current removal as depicted in Fig 14(a) . In addition, it can be found from the Fig 14(b) that there is a rapid growth of the reverse peak voltage of dc current smoothing reactor with the increase of consumption resistance. And when the consumption resistance increases to 35 ohms, the peak voltage of dc current limiting reactor has exceeded the design requirement of 400kv. Therefore, the value of consumption resistor should be determined by the peak voltage of reactor.
Furthermore, the effect of the absorption capacitor on the dc fault current removal has been researched as follows. The consumption resistance is set to 25 ohms, and changing the value of absorption capacitor from 250µF to 750µF. The simulation result is showed in the Fig 15. As shown in the Fig 15, the fundamental topology of BAPCC which has not the absorption capacitor, needs 23ms to interrupt the dc fault current. The enhanced topology significantly accelerates the dc fault current removal due to the reverse voltage support of the absorption capacitor, which only need 10ms to block dc fault current. Although the value of absorption capacitor is different, the reverse voltage peaks of the dc current limiting reactor are the same depicted in the Fig 15(b) . This is because that the absorption capacitor need time to accumulate energy to accelerate the attenuation of dc fault current.
Furthermore, the Fig 15 depicts that with the reduces of absorption capacitor, the blocking speed of dc fault current is faster. Because the residual of dc current limiting reactor is fixed, thus the absorption capacitor with small capacitance has a higher voltage to speed up the dc fault interruption process. But if the voltage of absorption capacitor is too high, it will greatly improve the voltage tolerance requirements of the switches in the BAPCC.
VIII. CONCLUSSION
In this paper, an enhanced modular multilevel converter with dc fault flexible interruption capability is proposed. The topology of EFI-MMC, interruption principle, electrical stress analysis and the parameter design principle are introduced subsequently. Furthermore, A simulation system is established to verify the feasibility of proposed topology. The results show that: 1) Firstly, the proposed EFI-MMC can quickly limit the dc fault current to zero after the sub-modules blocking. 2) Secondly, the rated voltage of the additional devices of EFI-MMC is low which can reduce the additional cost. 3) Thirdly, comparing with FBSM-MMC, the EFI-MMC does not clean the fault current through the capacitor of the submodule, which is conducive to the restart of the converter after cleaning the dc fault. 4) Finally, the residual power of dc smoothing reactor and arm reactor has been consumed by the BAPCC to limit the voltage of reactor. The quick restart control strategy of the proposed topology EFI-MMC will be further studied.
